

*Fig. 1*  
*Prior Art*





Fig. 2  
Prior Art



*Fig. 3A*




Fig. 3B





Fig. 3C



7/31  
AUS920030119US1




Fig. 4A




Fig. 4B

```

ENTITY FXUCHK IS
  PORT(  S_IN      : IN std_ulogic;
          Q_IN      : IN std_ulogic;
          R_IN      : IN std_ulogic;
          clock     : IN std_ulogic;
          fails     : OUT std_ulogic_vector(0 to 1);
          counts    : OUT std_ulogic_vector(0 to 2);
          harvests  : OUT std_ulogic_vector(0 to 1);
        );
END; 450

452 {--!! BEGIN
      --!! Design Entity: FXU;
      --!! Inputs
      --!! S_IN      => B.C.S;
      --!! Q_IN      => A.Q;
      --!! R_IN      => R;
      --!! CLOCK    => clock;
      --!! End Inputs
      --!! Fail Outputs;
      --!! 0 : "Fail message for failure event 0";
      --!! 1 : "Fail message for failure event 1";
      --!! End Fail Outputs;
      --!! Count Outputs;
      --!! 0 : <event0> clock;
      --!! 1 : <event1> clock;
      --!! 2 : <event2> clock;
      --!! End Count Outputs;
      --!! Harvest Outputs;
      --!! 0 : "Message for harvest event 0";
      --!! 1 : "Message for harvest event 1";
      --!! End Harvest Outputs;
      --!! End;
    } 451 440

ARCHITECTURE example of FXUCHK IS
BEGIN
  ... HDL code for entity body section ...
END; 458

```

Fig. 4C





Fig. 4D






Fig. 5A





Fig. 5B






Fig. 6B





Fig. 7



*Fig. 8A*  
*Prior Art*

entity FSM : FSM




Fig. 8B  
Prior Art

ENTITY FSM IS

```
PORT(  
      ....ports for entity fsm....  
);
```

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

```
  fsm_state(0 to 2) <= ... Signal 801 ...
```

```
853 { --!! Embedded FSM : examplefsm;  
859 { --!! clock      : (fsm_clock);  
854 { --!! state_vector : (fsm_state(0 to 2));  
855 { --!! states      : (S0, S1, S2, S3, S4);  
856 { --!! state_encoding : ('000', '001', '010', '011', '100');  
     { --!! arcs       : (S0 => S0, S0 => S1, S0 => S2,  
     { --!!           : (S1 => S2, S1 => S3, S2 => S2,  
     { --!!           : (S2 => S3, S3 => S4, S4 => S0);  
858 { --!! End FSM;
```

END;

*Fig. 8C*





Fig. 9

Fig. 10A



1030 ↗ 1032 ↗ 1034 ↗ 1036 ↗  
<instantiation identifier>.<instrumentation entity name>.<design entity name>.<eventname>

Fig. 10B


1030 ↗ 1032 ↗ 1034 ↗ 1036 ↗  
X1 B3 X COUNT1 1040  
X1.Z B1 Z COUNT1 1041  
X1.Z B2 Z COUNT1 1042  
X2 B3 X COUNT1 1043  
X2.Z B1 Z COUNT1 1044  
X2.Z B2 Z COUNT1 1045  
Y B4 Y COUNT1 1046  
Y.Z B1 Z COUNT1 1047  
Y.Z B2 Z COUNT1 1048

Fig. 10C


1030 ↗ 1034 ↗ 1036 ↗  
<instantiation identifier>.<design entity name>.<eventname>

Fig. 10D

Fig. 11A



--!! Inputs  
--!! event\_1108\_in <= C.[B2.count.event\_1108]; ~~~~~ 1161  
--!! event\_1124\_in <= A.B.[B1.count.event\_1124]; ~~~~~ 1162  
--!! End Inputs



1163  
1165  
1161  
1162  
1164  
1166

*Fig. 11B*

--!! Inputs  
--!! event\_1108\_in <= C.[count.event\_1108]; ~~~~~ 1171  
--!! event\_1124\_in <= B.[count.event\_1124]; ~~~~~ 1172  
--!! End Inputs

*Fig. 11C*

Fig. 12A




Fig. 12B





Fig. 13

Fig. 14







Fig. 15

1600  
S



*Fig. 16*




Fig. 17